Register for the "SystemVerilog-AMS: The Future of Analog/Mixed-Signal Modeling